



# 반도체 Nanoscale-down을 위한 원자층 증착 기술

*'Atomic Layer Deposition for Nano-scale Semiconductor Application'*

2022. 11. 11

Division of Materials Science and Engineering

Hanyang University

Prof. Jin-Seong Park



I

## Atomic Layer Deposition (ALD)

- Short Introduction & Fundamentals
- Challenges for Semiconductor Industries

II

## Patterning Technology for Scaling-Down

- Area-Selective Atomic Layer Deposition

III

## Metal ALD for interconnection

- Noble metal & Transition metal

IV



## Oxide Semiconductor FET for 3D Structure

- ALD Oxide Semiconductor FET

V

## Summary

## Education & Career Background



**'97.3~'99.2** Master degree in Materials Science and Engineering (KAIST)

- Thesis: A study of the deposition model about Atomic layer deposition TiN method (Prof. Sang-Won Kang)

**'99.3~'02.8** Ph. D. in Materials Science and Engineering (KAIST)

- Ph. D. in the Semester (Age: 26 years 8 months old), Making PEALD Tool with Genitech (現ASM)

- Thesis: A study on the plasma enhanced atomic layer deposition of Ta-N, Ti-N and Ti-Si-N thin films

**'03.1~'05.1** Post Doc. in Chemistry and Chemical Biology (Harvard University, Prof. Roy G. Gordon)

- Synthesizing and developing Electronic materials

- Metal, Oxide, Nitride Thin Films with Amidinate precursors, ALD Tool Maker

**'05.3~'08.9** Senior Engineer in R&D center (Samsung SDI)

- Oxide TFT Project Initiator, Advanced Thin Film Transistor for AMOLED (Oxide semiconductor)

**'08.10~'09.8** Senior Engineer in R&D center (Samsung Mobile Display)

- (Flexible) Oxide TFT team PA leader & A Chief Secretary in Samsung Group-Oxide TFT Research Assoc.

**'09.9~13.2** Assistant Prof. MSE, Dankook University

**'13.2~17.2** Associate Prof. MSE, Hanyang University (Seoul)

**'17.3~Present** Full Professor, MSE, Hanyang University (Seoul)

## Research Activity

- Semiconductor/Display materials and device, (Plasma Enhance) Atomic Layer Deposition (Precursor, Tool, Process)
- Oxide TFTs and Device Physics: defect analysis and Mechanical degradation mechanism
- High mobility InGaZnO ALD, HQ SiO<sub>2</sub> & SiNx ALD. Sub-nm level Molecular Layer Deposition Patterning Process & Area Selective Atomic Layer Deposition
- Korean Information Display Society (KIDS), Planning Secretary since 2010  
Korean Material Research Society (K-MRS, Secretary), Electronic Material Letters (SCIE, Editorial Board)  
American Vacuum Society (AVS) Thin Film Division Member, International ALD committee member

## Publication (over 250 SCI Papers, over 100 patents) & Total Citation : > 18500 hits

### □ Achievement & Research statistics

#### 1. Merck Young Scientist Award (2014) & Merck Special Award (2021)

“Oxide TFT Material, Process, and Mass-production”

#### 2. Korea Evaluation Institute of Industry Technology, President Award (2017)

: A Leading Researcher on Flexible Thin Film Device Applications


#### 3. International Conference (Award, Tutorial, Invited Speakers)

- IMID, SID Best & Distinguished Papers
- IMID 2014 & Korean Physics Society, Oxide TFT Tutorial Speaker
- ALD Conference, AVS64, Invited Speaker for Flexible Display

#### 4. 18<sup>th</sup> International Atomic Layer Deposition Conference

: General Chair (American Vacuum Society, 2018. Songdo-Incheon)

	전체	2017년 이후
서지정보	18458	8187
h-index	53	42
i10-index	169	135



(Source: Google Scholar)

# History of Atomic Layer Deposition

1970s


- ◆ T. Sultola developed the concept of ALD [US patent 4 058 430 (1977)] and named it Atomic Layer Epitaxy



- ◆ Thin Film Electroluminescent (TFEL) flat panel display manufactured :  $\text{Al}_2\text{O}_3/\text{ZnS:Mn}/\text{Al}_2\text{O}_3$  Structure

Mid-1980 ~ Mid-1990

- ◆ Research focused on the epitaxial growth of III-V, II-IV, Si, and Ge using ALD



Ref: Journal of the Korean Physical Society, 30, 447 (2001)

- Name
- ALE** (Atomic Layer Epitaxy)
  - The original name, but for epitaxial films only
- ALCVD** (Atomic Layer CVD)
  - Emphasizes the relation to CVD
- ALD** (Atomic Layer Deposition)
  - General, covers all kinds of films

Beginning of the 21<sup>st</sup> Century

- ◆ ALD process was adopted for semiconductor device scaling

1<sup>st</sup> application  
: Apply  $\text{Al}_2\text{O}_3$  to DRAM capacitor

In 2007  
: Intel announced applying ALD  $\text{HfO}_2$  to CMOS Tr.



Powerful, More Efficient  
45nm Intel® Processors

Intel - Substrate - Substrate, Silicon - Silicon - 45nm Process Technology

Hafnium-based Intel® 45nm Process Technology

Two major, interrelated innovations using dramatically new materials and new technology to create a new generation of processors. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors.

With this breakthrough transistor technology, Intel is manufacturing semiconductors that are more powerful, more efficient, and more capable than ever before. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors. Intel's 45nm technology uses a new hafnium-based gate stack technology to create a new generation of processors.

Empower your digital world with Intel Inside®

Another world's first from Intel

Power your business productively

Performance for your life

Did you know?

There are 5 billion people on the planet. Only 1 billion are using computers. That's a lot of potential.

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®

Intel Inside®


Intel Inside®

Intel Inside®


Intel Inside®

# Atomic Layer Deposition


**A B A B...**  
(1234 1234...)




**Reactant A**





purge



**Reactant A**




purge



Aristeidis Goulas, Riikka L. Puurunen, J. Ruud van Ommen, 2020, Wikimedia Commons, [CC BY 4.0 link](#); [ALD-cartoons-evolving-file](#)  
Riikka Puurunen, Fundamental of ALD, ALD 2021 Tutorial


# Atomic Layer Deposition



Partial pressure

Reactant A


Reactant B





Surface coverage ( $0 \leq \theta \leq 1$ )

From Reactant A

From Reactant B



Mass adsorbed



George, Chem. Rev. 110 (2010) 111.  
DOI: [10.1021/cr900056b](https://doi.org/10.1021/cr900056b)


J.R. van Ommen, A. Goulas, R.L. Puurunen, Kirk-Othmer Encyclopedia of Chemical Technology, in press (2021).

Adapted from Puurunen, J. Appl. Phys. 97 (2005) 121301, <https://doi.org/10.1063/1.1940727>

[https://commons.wikimedia.org/wiki/Category:Atomic\\_layer\\_deposition#/media/File:Schematic\\_illustration\\_of\\_changes\\_with\\_time\\_during\\_three\\_ALD\\_reaction\\_cycles.png](https://commons.wikimedia.org/wiki/Category:Atomic_layer_deposition#/media/File:Schematic_illustration_of_changes_with_time_during_three_ALD_reaction_cycles.png)

# Atomic Layer Deposition

## ALD: saturating, irreversible reactions



J.R. van Ommen, A. Goulas, R.L. Puurunen, Kirk-Othmer Encyclopedia of Chemical Technology, in press (2021).


Adapted from Puurunen, J. Appl. Phys. 97 (2005) 121301, <https://doi.org/10.1063/1.1940727>

[https://commons.wikimedia.org/wiki/Category:Atomic\\_layer\\_deposition#/media/File:Various\\_dependencies\\_for\\_adsorption\\_vs.\\_time\\_in\\_ALD\\_and\\_other\\_cases.png](https://commons.wikimedia.org/wiki/Category:Atomic_layer_deposition#/media/File:Various_dependencies_for_adsorption_vs._time_in_ALD_and_other_cases.png)

# Atomic Layer Deposition

## Growth vs. cycles

“growth curve”




Adapted from: Puurunen, J. Appl. Phys. 97 (2005) 121301. DOI: [10.1063/1.1940727](https://doi.org/10.1063/1.1940727)


J.R. van Ommen, A. Goulas, R.L. Puurunen, Kirk-Othmer Encyclopedia of Chemical Technology, in press (2021).

[https://commons.wikimedia.org/wiki/Category:Atomic\\_layer\\_deposition#/media/File:Ways\\_the\\_GPC\\_in\\_ALD\\_can\\_vary\\_with\\_cycles.png](https://commons.wikimedia.org/wiki/Category:Atomic_layer_deposition#/media/File:Ways_the_GPC_in_ALD_can_vary_with_cycles.png)

# Atomic Layer Deposition (GPC vs. Temperature)



# Atomic Layer Deposition (GPC vs. Temperature)



# Atomic Layer Deposition : Precursor

■ Organometallic compounds, Inorganic metals compounds


(ex.  $\text{AlMe}_3$ ,  $\text{Ti}(\text{NMe}_2)_4$ ,  $\text{TiCl}_4$ ,  $\text{Ru}_3(\text{Co})_{12}$ )

Should be stayed

Metallic center: **TARGET**

Should be removed

Ligand: **VECTOR**




Enabling metal supply  
Enabling metal vaporization  
Enabling ALD reaction

# Atomic Layer Deposition : Precursor

- ❑ The versatility of CVD and ALD ultimately rests on the **behavior and reactivity of the precursor used.**
- ❑ This design can be guided by a short list of target properties, namely **a low melting point, high volatility and thermal stability, and high, self-limiting reactivity.**
- ❑ A **low melting point** is ideal, and this is most achieved by **designing ligands with branched moieties** that frustrate crystallization.
- ❑ **Volatility** must be well characterized to **establish suitability for CVD/ALD** and to **inform process parameters.**
- ❑ **Stability** must be balanced such that **transport to the surface** is possible and **reaction at the surface** is likely.
- ❑ **Reactivity** must **occur at the surface** and no sooner, with the further constraint that in ALD the resulting surface species eliminates all routes for further chemisorption of that precursor.


# Atomic Layer Deposition : Precursor

## ■ Frequent Ligands for ALD Chemistry



R = alkyl group


# Atomic Layer Deposition : Surface Coverage & Selectivity





## (a) number of sites limits



## (b) steric hindrance limits



## (c) a + b together limit



Puurunen, J. Appl. Phys. 97 (2005) 121301


Mackus. Merckx, Kessels, Chem. Mater. 2019, 31, 1, 2–12

제20회 진공실무수련회 22.11.11

# New Challenges for scale-down

## High-k & Metal Gate

High-k /metal gate technology is necessary for the sake of **reducing EOT (Equivalent Oxide Thickness)**.





$$t_{eq} = \frac{k_{ox}}{K \times t_{phys}}$$

$$I_D \propto g_m \propto \frac{k}{t_{phys}}$$

Dielectric constant (k)  
 Silicon oxide ~ 3.8  
 ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> ~ 40



Higher Thickness → Gate leakage reduction



# New Challenges for scale-down

## High-k Capacitor Dielectrics


Trade-off between bandgap energy and permittivity of high-k dielectric.




# New Challenges for scale-down

## Lithography


### EUV(Extreme UV, 13.5nm)




### Quadrupole Patterning



### DSA(Directed Self Assembly)




### NIL(Nano Imprint Lithography)



# New Challenges for scale-down

## 3D NAND Stack-Up Issues

As 3D NAND Stacks up, it is necessary to overcome Throughput Reduction and Equipment Variation.




# New Challenges for scale-down

## High Aspect Ratio Contact (HARC) Etch


Continuous LF Power-up and shorter Duty Pulsing Cycle for HARC Etch

Cryogenic Etcher : High Selectivity & High Etch Rate, more less Necking & Clogging

[ LF Power Up and Duty Cycle Down ]



[ Temp. Dependence on Si Etching with  $\text{SF}_6/\text{O}_2$  ]






R. Dussart *et al.* J. Phys. D: Appl. Phys. **47** (2014)

○ Improved Necking & Clogging Phenomenon by low temp Etch

# New Challenges for scale-down

## Metal Interconnection (WL)

- . More than 30% low stress of CVD W
- . More than 10 times low F concentration in the W film



- . Have to consider an effect of Electron Mean Free Path on the resistivity


Element	Crystal structures		$\rho_{0,n} (\mu\Omega \text{ cm})$	$v_f (10^5 \text{ m/s})$	$\tau \times \rho_0 (10^{-22} \Omega \text{ m s})$	$\lambda \times \rho_0 (10^{-16} \Omega \text{ m}^2)$	$\tau_n (\text{fs})$	$\lambda_n (\text{nm})$
Silver	Ag	fcc	1.587	14.48	5.84	8.46	36.8	53.3
Copper	Cu	fcc	1.678	11.09	6.04	6.70	36.0	39.9
Gold	Au	fcc	2.214	13.82	6.04	8.35	27.3	37.7
Aluminum	Al	fcc	2.650	15.99	3.13	5.01	11.8	18.9
Calcium	Ca	fcc	3.36	4.80	24.7	11.9	73.6	35.4
Beryllium	Be	hcp	3.56	12.62	13.2/21.0	17.1/24.3	37.0/59.1	48.0/68.2
Magnesium	Mg	hcp	4.39	11.63	8.60/7.30	9.81/8.80	19.6/16.6	22.3/20.0
Rhodium	Rh	fcc	4.7	6.67	4.85	3.23	10.3	6.88
Sodium	Na	bcc	4.77	10.21	14.4	14.7	30.2	30.9
Iridium	Ir	fcc	5.2	8.54	4.32	3.69	8.30	7.09
Tungsten	W	bcc	5.28	9.71	8.44	8.20	16.0	15.5
Molybdenum	Mo	bcc	5.34	9.18	6.53	5.99	12.2	11.2
Zinc	Zn	hcp	5.90	15.66	6.80/4.90	10.3/8.1	11.5/8.31	17.4/13.7
Cobalt	Co	hcp	6.2	2.55	13.1/10.9	7.31/4.82	21.2/17.6	11.8/7.77
Nickel	Ni	fcc	6.93	2.34	10.0	4.07	14.5	5.87
Potassium	K	bcc	7.20	7.94	28.6	22.7	39.7	31.5
Cadmium	Cd	hcp	7.5	15.55	8.35/6.89	12.6/11.3	11.1/9.18	16.8/15.1
Ruthenium	Ru	hcp	7.8	7.24	6.88/5.51	5.14/3.81	8.82/7.07	6.59/4.88
Indium	In	bct	8.8	16.32	4.64/4.45	7.62/7.18	5.27/5.05	8.65/8.16
Osmium	Os	hcp	8.9	8.19	7.60/5.51	6.41/4.33	8.54/6.19	7.20/4.87

For a few nm scale  
W, Co  $\rightarrow$  Mo, Ru

<https://www.semanticscholar.org/paper/Electron-mean-free-path-in-elemental-metals-Gall/5fde93380cf4f2b5564c042d34b5610be16d18c3>


# New Challenges for scale-down

## Area Selective Deposition (ASD)




Dielectric


Metal




**dielectric on  
dielectric**




**dielectric on  
metal**



**metal on  
dielectric**





**metal on  
metal**




# New Challenges for scale-down

## Area Selective Deposition (ASD)

### ❖ ASD of $\text{AlO}_x$ on dielectric



### ▪ EELS Analysis






✓ Selective deposition of  $\text{AlO}_x$  on oxide surface. No  $\text{AlO}_x$  on W surface

# Patterning Technology for Scaling-Down : AS-ALD and Other


# Patterning Technology for Scaling-Down

## Extreme Ultraviolet (EUV) Lithography




# Patterning Technology for Scaling-Down

## Extreme Ultraviolet (EUV) Lithography






<https://www.asml.com/en/products/euv-lithography-systems/twinscan-nxe-3600d>



- Considering the number of process and increasing throughput !!
- Introduction for a few nm scale patterning (3-5nm Logic node & Leading DRAM node)


# Patterning Technology for Scaling-Down : Cost Issue

Multiple Patterning:  
PEALD SiO<sub>2</sub> on PR




# Patterning Technology for Scaling-Down : Top-Down Litho.

## Basic Issues: Self-Aligned VIAs (SAV) with Edge placement error (EPE)



Small VIAs are difficult to etch → Challenging to fill with metal (Poor yield and performance)



Example) **Twenty trillion chances to fail.....**



- With a 24 x 24 nm metal pitch grid, there are 123 trillion possible overlap locations on a 300mm wafer.
- If 1 in 6 has a Cut or Via, there are 20 trillion Cuts or Vias on the wafer.
- ~40,000 occurrences of 20 trillion are outside  $\pm 6\sigma$  normal distribution.

C. Wallace, 5<sup>th</sup> Area Selective Deposition Workshop, April 2021



# Patterning Technology for Scaling-Down : Top-Down Litho.

## Basic Issues: CD Variation, Roughness, Leaning etc.


- Critical Dimension → controlling below 10nm



- Roughness (LER (Line Edge Roughness)/LWR/CER)




- Pattern profile (leaning)



# Patterning Technology for Scaling-Down

## BIG PICTURE - KEEPING MOORE'S LAW

### LOGIC SCALING PARADIGM UNDER PRESSURE



Focus of process technology innovation is

Scale device and wire

Scale basic logic cells


Scale (sub-)system functions

Efrain Altamirano-Sanchez et al., Area Selective Deposition Workshop, April 2019, Leuven


# Atomic Layer Processing for Advanced Patterning

■ Conventional wafer fabrication requires many steps across multiple tools

## ○ Top-down process



## ○ Bottom-up process





[Lithography & Etch]

[Area Selective Deposition]

# Atomic Layer Processing for Advanced Patterning

## ■ Current Uses of Selective Deposition in Semiconductor Industry




- Cobalt-capping of Cu lines
  - Metal-on-metal
  - Performed by selective CVD
  - Electro-less cobalt-capping emerging option
- Bottom-up filling of Cu interconnects
  - Topographically selective
  - Electrochemical bath contains accelerators that preferentially adsorb to the bottom of the feature and suppressors that adsorb to the top



**Industry open to selective deposition and more applications need solutions**

# Atomic Layer Processing for Advanced Patterning

## ■ Area Selective Atomic Layer Deposition (AS-ALD)




- **Growth to specific areas** by exploiting differences in local surface chemistry
- **Nucleation delay before the growth initiation** on the surfaces that are present on the same sample
- **Bottom-up processing** of materials according to predefined patterns
- Nanostructure synthesis **without the need for additional process** such as **etching or lift-off**

# Atomic Layer Processing for Advanced Patterning

## ■ Area Selective Atomic Layer Deposition (AS-ALD) : Where is from Selectivity?

### Interaction between involved surfaces and molecules




- Difference in binding of the molecules on the NS and GS
- **Competitive adsorption!**

\* NS : Non-growth surface  
\* GS : Growth surface


### Difference of Reaction energy between GS & NS

#### Precursor adsorption & desorption



- \* Stable nuclei on growth surface
- \* Unstable on the nongrowth surface

**Selective deposition**




G. Parsons et al., Chem. Mater. 2020 32 4920

제20회 진공실무수련회 22.11.11

# Atomic Layer Processing for Advanced Patterning


## Strategies for AS-ALD

- **Inherent selectivity**




- **Polymer blocking**

- SAMs



- **Surface inhibition**


- Small molecules



### HVM Requirement for AS-ALD

1. Film Conformality & Property
2. Wafer-to-Wafer Uniformity
3. Defectivity (Particles, Metals)
4. Wafer-to-Wafer Repeatability


[Nucleation depending on substrates]




# Atomic Layer Processing for Advanced Patterning

## SAM – Chemoselective Inhibitor

### Control of surface energy






SAM coated Hydrophobic surface



- SAM (Self assembled monolayer) adsorption on silicon oxide surface
- **Hydrophobic functionalization of inhibiting surface**

### ASD using SAM in nm-scale



- Selective SAM (Self assembled monolayer) adsorption on metal oxide surface
- **Area selective inhibition ( $S > 90\%$ , ZnO ALD) by** several hundred more cycles of ALD

\*ODPA (octadecylphosphonic acid)


Adv. Mater. Interfaces 2016, 3, 1600464  
Chem. Mater. 2019, 31, 1635–1645

제20회 진공실무수련회 22.11.11


# Atomic Layer Processing for Advanced Patterning

## SMI – Chemoselective Inhibitor


### SAM vs SMI (Small molecular Inhibitor)



<Molecular Structure>



<Inhibitors on substrate>




<Inhibiting Property>

- SMI (Small Molecular Inhibitor) : Smaller inert group  
→ Improving Vapor pressure : in-situ Process & Practical Application in Vacuum


## Application of SMI with ALD process

### ABC-type SMI recycle




ACS Nano 2017, 11, 9303–9311

### ABCD-type SMI recycle



### ASD and ALE



Appl. Surf. Sci. 2021, 539, 148247

# Atomic Layer Processing for Advanced Patterning

## Area selective ALD type

**(a) AB-TYPE CYCLES**

Surface preparation prior to ALD

AB-type ALD cycles

Precursor (A) Co-reactant (B)

■ Demonstration of SAM patterning through a combination of selective deposition and selective removal of dielectric material.

**(b) ABC-TYPE CYCLES**

Inhibitor (A) B C

**(c)** A B C

Treatment

■ ABC-type ALD approach for ASALD using volatile small inhibitor molecules and the precursor ligands are removed by the co-reactant.

**(d) ABCD-TYPE CYCLES**

A B C D

**(e)** A B C D

■ Demonstration of SAM patterning through a combination of selective deposition and selective removal of dielectric material.

**(f) ALD/ALE SUPERCYCLES**

ALD cycles ALE cycle

Precursor (A) Co-reactant (B)

■ Periodic thermal ALE can be successfully integrated into an isothermal ALD/ALE supercycle scheme

Nanotechnol Rev 2017; 6(6): 527–547





Chem. Mater. 2019, 31, 4793–4804

Chem. Mater. 2019, 31, 2–12

Chem. Mater. 2020, 32, 3335–3345  
제20회 진공실무수련회 22.11.11

# Atomic Layer Processing for Advanced Patterning

## Atomic Layer Etching (ALE)



- ♦ Starting point: deposition occurs at a faster rate on the growth area
- ♦ ALE is performed to remove any deposited atoms from the non-growth area
- ♦ Supercycle is repeated until the desired thickness is reached

# Metal ALD

## : Ru & transition metal

# Atomic Layer Deposition for Pure Metal

## ALD Precursors and the associated materials on the Periodic Table


**M** = elements in at least one ALD film


1	2											13	14	15	16	17	18
H	He																
Li	Be											B	C	N	O	F	Ne
Na	Mg	3	4	5	6	7	8	9	10	11	12	Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe
Cs	Ba	La	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra	Ac	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg							


  


Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu
Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	Lr	No

Not used in ALD because the elements are

 = low-volatility compounds

 radioactive

 = highly toxic

 = inert

Oxide dielectrics	Al <sub>2</sub> O <sub>3</sub> , TiO <sub>2</sub> , ZrO <sub>2</sub> , HfO <sub>2</sub> , Ta <sub>2</sub> O <sub>5</sub> , Nb <sub>2</sub> O <sub>5</sub> , Sc <sub>2</sub> O <sub>3</sub> , Y <sub>2</sub> O <sub>3</sub> , BeO, MgO, B <sub>2</sub> O <sub>3</sub> , SiO <sub>2</sub> , GeO <sub>2</sub> , La <sub>2</sub> O <sub>3</sub> , CeO <sub>2</sub> , PrO <sub>3</sub> , Nd <sub>2</sub> O <sub>3</sub> , Sm <sub>2</sub> O <sub>3</sub> , EuO <sub>x</sub> , Gd <sub>2</sub> O <sub>3</sub> , Dy <sub>2</sub> O <sub>3</sub> , Ho <sub>2</sub> O <sub>3</sub> , Er <sub>2</sub> O <sub>3</sub> , Tm <sub>2</sub> O <sub>3</sub> , Yb <sub>2</sub> O <sub>3</sub> , Lu <sub>2</sub> O <sub>3</sub> , SrTiO <sub>3</sub> , BaTiO <sub>3</sub> , PbTiO <sub>3</sub> , PbZrO <sub>3</sub> , Bi <sub>x</sub> Ti <sub>1-x</sub> O <sub>3</sub> , Bi <sub>x</sub> Si <sub>1-x</sub> O <sub>3</sub> , SrTa <sub>2</sub> O <sub>6</sub> , SrBi <sub>2</sub> Ta <sub>2</sub> O <sub>9</sub> , YScO <sub>3</sub> , LaAlO <sub>3</sub> , NdAlO <sub>3</sub> , GdScO <sub>3</sub> , LaScO <sub>3</sub> , LaLuO <sub>3</sub> , LaYbO <sub>3</sub> , Er <sub>3</sub> Ga <sub>5</sub> O <sub>13</sub>
Oxide conductors or semiconductors	In <sub>2</sub> O <sub>3</sub> , In <sub>2</sub> O <sub>3</sub> :Sn, In <sub>2</sub> O <sub>3</sub> :F, In <sub>2</sub> O <sub>3</sub> :Zr, SnO <sub>2</sub> , SnO <sub>2</sub> :Sb, SnO <sub>2</sub> :Al, SnO <sub>2</sub> :N, Sb <sub>2</sub> O <sub>3</sub> , ZnO, ZnO:Al, ZnO:B, ZnO:Ga, RuO <sub>2</sub> , RhO <sub>2</sub> , IrO <sub>2</sub> , Ga <sub>2</sub> O <sub>3</sub> , VO <sub>2</sub> , V <sub>2</sub> O <sub>5</sub> , WO <sub>3</sub> , W <sub>2</sub> O <sub>3</sub> , NiO, CuO <sub>x</sub> , FeO <sub>x</sub> , CrO <sub>x</sub> , CoO <sub>x</sub> , MnO <sub>x</sub>
Other ternary oxides	LaCoO <sub>3</sub> , LaNiO <sub>3</sub> , LaMnO <sub>3</sub> , La <sub>1-x</sub> Ca <sub>x</sub> MnO <sub>3</sub>
Nitride dielectrics or semiconductors	BN, AlN, GaN, InN, Si <sub>3</sub> N <sub>4</sub> , Ta <sub>3</sub> N <sub>5</sub> , Cu <sub>3</sub> N, Zr <sub>3</sub> N <sub>4</sub> , Hf <sub>3</sub> N <sub>4</sub> , LaN, LuN
Metallic nitrides	TiN, Ti-Si-N, Ti-Al-N, TaN, NbN, MoN, WN <sub>x</sub> , WN <sub>x</sub> C <sub>y</sub> , Co <sub>x</sub> N, Sn <sub>x</sub> N
II-VI semiconductors	ZnS, ZnSe, ZnTe, CaS, SrS, BaS, CdS, CdTe, MnTe, HgTe
II-VI based phosphors	ZnS:M (M=Mn,Tb,Tm); CaS:M (M=Eu, Ce, Tb, Pb); SrS:M(M=Ce,Tb, Pb)
III-V semiconductors	GaAs, AlAs, AlP, InP, GaP, InAs
Fluorides	CaF <sub>2</sub> , SrF <sub>2</sub> , MgF <sub>2</sub> , LaF <sub>3</sub> , ZnF <sub>2</sub>
Elements	Ru, Pt, Ir, Pd, Rh, Ag, Cu, Ni, Co, Fe, Mn, Ta, W, Mo, Ti, Al, Si, Ge, Sb
Other semiconductors	PbS, SnS, In <sub>2</sub> S <sub>3</sub> , Sb <sub>2</sub> S <sub>3</sub> , Cu <sub>x</sub> S, CuGaS <sub>2</sub> , WS <sub>2</sub> , SiC, Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>
Others	La <sub>2</sub> S <sub>3</sub> , Y <sub>2</sub> O <sub>2</sub> S, TiC <sub>x</sub> , TiS <sub>2</sub> , TaC <sub>x</sub> , WC <sub>x</sub> , Ca <sub>3</sub> (PO <sub>4</sub> ) <sub>2</sub> , CaCO <sub>3</sub> , organics

### ALD Difficulties:

- Oxide
  - Nitride
  - Sulfide
  - Element/Carbide
- Harder**
- Because of Chemistry  
: Precursor & Reaction*

# Atomic Layer Deposition for Pure Metal

## ■ Requirement for metal ALD

### □ Requirements of Metal ALDs

1. Nucleating well on a certain surface.
2. Providing films with the smallest possible surface roughness.
3. Giving continuous films even at thicknesses of a few nanometers.
4. Depositing the film as low deposition temp. ( $<150^{\circ}\text{C}$ ) as possible.
5. Low impurities in the films



Unfortunately, **low temperatures** limit surface mobility and minimize the tendency of the metal atoms to form islands at low thicknesses and rough films at higher thicknesses !!




1. Suitable Precursors for metal ALDs
2. Highly reactive reagents as a reactant
3. Novel chemical routes for metal chemical reactions.

# Atomic Layer Deposition for Pure Metal

## ◆ Higher reactivity of radicals

- Large "process window"
- Low temperature deposition



Lowered  
growth  
temperature  
limit

Widened process window

- More versatile reactions



Metals  
Nitrides  
Oxides



# Atomic Layer Deposition for Pure Metal

## ■ Electrochemical Potentials

### □ Metallic first row transition

$M^{2+} + 2e^- \leftrightarrow M$	$E^\circ$ (V)
Cu	0.3419
Ni	-0.257
Co	-0.280
Fe	-0.447
Mn	-1.185
Cr	-0.913
V	-1.175
Ti	-1.630

☞ Reactivity of metal precursor with common reducing agents ↓

↔ ALD growth on temperature ↑

☞ Cu (II) has a positive  $E^\circ$  value : Possible Metal ALD!

☞ Ni(II), Ti(III)... have negative  $E^\circ$  values : Challengeable Metal ALD!

➡ **Thermal ALD growth of is only well developed for noble metals, Mo, W, and Sb,  
Due in large part to their more positive  $E^\circ$  values.**


# Atomic Layer Deposition for Pure Metal

## ■ The type of Co-reactant for metal ALD (based on peer review papers)

1.  $O_2$  (including air) and  $O_3$
2.  $H_2$
3.  $O_2$ ,  $O_3$  or  $H_2O$  followed by  $H_2$
4. Main group hydrides (hydrosilanes, hydroboranes and hydroalanes)
5. Amines and hydrazines
6.  $C_xH_yO_z$  organic molecules (formaldehyde, glyoxylic acid, formic acid, and alcohols)
7. Zn metal
8.  $ZnEt_2$
9.  $AlMe_3$


# Atomic Layer Deposition for Noble Metal

## ■ Simplified flowchart for noble metals and their oxides



# Atomic Layer Deposition for Ru Metal

## Ruthenium precursors reported for Ru ALD Processes



# Atomic Layer Deposition for Ru Metal

metal precursor	$T_{\text{dep}}$ (°C)	reactant	$T_{\text{deg}}$ (°C)	growth rate (Å cycle <sup>-1</sup> )
RuCp <sub>2</sub>	50	O <sub>2</sub> (air)	275–400	0.1 <sup>275 °C</sup> , 0.3 <sup>300 °C</sup> , 0.4 <sup>325–375 °C</sup> , 0.5 <sup>400 °C</sup>
	60	O <sub>2</sub>	225–275	0.1 <sup>225 °C</sup> , 0.3 <sup>250 °C</sup> , 0.4 <sup>275 °C</sup>
	80	O <sub>2</sub>	245	0.2–0.3
		O <sub>2</sub> (air)	250	0.2
		O <sub>2</sub>	270	0.5
	50	O <sub>2</sub>	275	1
	80	O <sub>2</sub>	310–350	1
	85	O <sub>2</sub>	300, 350	1.2 <sup>300 °C</sup>
	80	O <sub>2</sub>	270	0.7, 1.5
	80	O <sub>2</sub>	270	1.0
Ru(EtCp) <sub>2</sub>		O <sub>2</sub>	300	0.4
	80	O <sub>2</sub>	300	0.5
	65	O <sub>2</sub>	300	1.8
		ozone	225–275	0.9 <sup>225 °C</sup> , 1.1 <sup>250 °C</sup> , 1.2 <sup>275 °C</sup>
	45	O <sub>2</sub>	250–325	0.2–0.3 <sup>250 °C</sup> , 0.4–0.5 <sup>275–300 °C</sup>
(Me <sub>2</sub> NEtCp)RuCp	75–80	O <sub>2</sub> (air)	325–500	0.2 <sup>325–350 °C</sup> , 0.4 <sup>375 °C</sup> , 0.5 <sup>400–460 °C</sup> , 0.8 <sup>500 °C</sup>
(EtCp)Ru(DMPD)		O <sub>2</sub>	250	0.4
(EtCp)Ru(DMPD) in ECH		O <sub>2</sub>	210–290	0.2 <sup>210 °C</sup> , 0.3–0.4 <sup>230 °C</sup> , 0.4–0.5 <sup>250 °C</sup> , 0.3–0.5 <sup>290 °C</sup>
	200	O <sub>2</sub>	230–280	0.4 <sup>225–250 °C</sup> , 0.5 <sup>280 °C</sup>
		O <sub>2</sub>	250	0.3
	230	O <sub>2</sub>	280	0.5
Ru(DMPD) <sub>2</sub>	60	O <sub>2</sub>	175–250	<0.1 <sup>175–210 °C</sup> , 0.1 <sup>225–250 °C</sup>
	82	O <sub>2</sub>	325	0.6
(EtCp)Ru(Py)	55	O <sub>2</sub>	275–350	0.3–0.5 <sup>275 °C</sup> , 0.2–0.4 <sup>300 °C</sup> , 0.4–0.6 <sup>325 °C</sup> , 0.5–0.6 <sup>350 °C</sup>
(MeCp)Ru(Py)		O <sub>2</sub>	NA	0.4–0.6
Ru(Me <sub>2</sub> Py) <sub>2</sub>	55–60	O <sub>2</sub>	250–325	0.2 <sup>250 °C</sup> , 0.6 <sup>300 °C</sup>
Ru(Cp)(CO) <sub>2</sub> Et	85	O <sub>2</sub>	200–325	0.8–0.9 <sup>300 °C</sup>
	90	O <sub>2</sub>	325	1.0
Ru(thd) <sub>3</sub>	100	O <sub>2</sub> (air)	325–450	0.3 <sup>325 °C</sup> , 0.4 <sup>350–400 °C</sup> , 0.5 <sup>450 °C</sup>
	100	O <sub>2</sub>	250, 325	0.2 <sup>250 °C</sup> , 0.4 <sup>325 °C</sup>
Ru(thd) <sub>3</sub> in ECH		O <sub>2</sub>	330, 380	0.3 <sup>380 °C</sup>
Ru(od) <sub>3</sub> in <i>n</i> -butylacetate ( <sup>i</sup> Pr-Me-Be)Ru(CHD)	200	O <sub>2</sub>	275–450	0.6 <sup>275–300 °C</sup> , 0.8 <sup>325–375 °C</sup> , 1.0 <sup>400 °C</sup> , 1.8 <sup>425 °C</sup> , 2.0 <sup>450 °C</sup>
	120	O <sub>2</sub>	185–310	0.6 <sup>185 °C</sup> , 0.8 <sup>200 °C</sup> , 0.9 <sup>225–270 °C</sup> , 1.3 <sup>310 °C</sup>
	100	O <sub>2</sub>	220	0.9–1.0
	120	O <sub>2</sub>	225	0.8
	100	O <sub>2</sub>	140–350	0.9 <sup>NA</sup>
(Et-Be)Ru(CHD)	100	O <sub>2</sub>	140–350	0.9 <sup>NA</sup>
(Et-Be)Ru(Et-CHD)	100	O <sub>2</sub>	140–350	0.4 <sup>225 °C</sup>
Ru(Me-Me <sub>2</sub> -CHD) <sub>2</sub>	60	O <sub>2</sub>	200–325	0.1 <sup>200 °C</sup> , 0.3 <sup>235 °C</sup> , 0.5 <sup>250–310 °C</sup> , 0.2 <sup>325 °C</sup>
	60	O <sub>2</sub>	NA	0.5
Ru(CO) <sub>3</sub> (CHD)		NH <sub>3</sub>	200	3.5–4
Ru( <sup>i</sup> Bu-Me-amd) <sub>2</sub> (CO) <sub>2</sub>	140	O <sub>2</sub>	300–400	0.5 <sup>300 °C</sup> , 1.0 <sup>325 °C</sup> , 1.5 <sup>350 °C</sup> , 1.7 <sup>400 °C</sup>
Ru( <sup>i</sup> Bu-Me-amd) <sub>2</sub> (CO) <sub>2</sub>	130	NH <sub>3</sub>	200–300	0.08 <sup>250 °C</sup> , 0.06 CVD, 0.3 <sup>360 °C</sup> , 0.15 CVD, 0.7 <sup>300 °C</sup> , 0.4 CVD
ToRuS	RT	H <sub>2</sub>	100–200	1.3 <sup>100–175 °C</sup> , 1.4 <sup>200–225 °C</sup> , 1.5 <sup>250 °C</sup>
	25	H <sub>2</sub>	>150, >200	1.8 <sup>NA</sup>

<sup>a</sup>Abbreviations: NA, not available; RT, room temperature.

- ❑ Reactants  
Most Ligand: Cp
1. **Oxygen or Air**
  2. Ozone
  3. NH<sub>3</sub>
  4. H<sub>2</sub>

# Atomic Layer Deposition for Ru Metal

Table 3. Impurity Contents of Ru ALD Processes

cycle sequence	$T_{dep}$ (°C)	impurity contents (atom %)	method
Ru(Cp) <sub>2</sub> -O <sub>2</sub> (air)	300	O <1.5, C <0.3, H <0.4	TOF-ERDA
	350	O <0.4, C <0.2, H <0.2	TOF-ERDA
	400	O <0.5, C <0.3, H <0.2	TOF-ERDA
Ru(Cp) <sub>2</sub> -O <sub>2</sub>	245	O in surface and in film	AES
Ru(EtCp) <sub>2</sub> -O <sub>2</sub>	270	O <2, C <2	TOF-ERDA, AES
Ru(EtCp) <sub>2</sub> -ozone	275	O <1	AES
(EtCp)Ru(DMPD) in ECH-O <sub>2</sub>	250, 280	O <AES limit	AES
	280	negligible O and C	XPS
Ru(DMPD) <sub>2</sub> -O <sub>2</sub>	325	O <1, C <0.2, N < 0.2	SIMS
(EtCp)Ru(Py)-O <sub>2</sub>	275	O <2, C 0.6, H 2, N 0.5	TOF-ERDA
(MeCp)Ru(Py)-O <sub>2</sub>	NA	O 10, C <1.3, H <2	ERDA
Ru(Me <sub>2</sub> Py) <sub>2</sub> -O <sub>2</sub>	275	O 3.6, C 1.6, H 3, N 1.2	TOF-ERDA
Ru(thd) <sub>3</sub> -O <sub>2</sub> (air)	350	O 4.1, C 1.2, H 2.2	TOF-ERDA
Ru(thd) <sub>3</sub> in ECH-O <sub>2</sub>	380	O <1	SIMS
(Pr-Me-Be)Ru(CHD)-O <sub>2</sub>	220	O ~4	XPS
	225	O <SIMS limit, C ~1.8	SIMS
	270	O <SIMS limit, C <SIMS limit	SIMS
	310	O <SIMS limit, C ~2.4	SIMS
Ru( <sup>t</sup> Bu-Me-amd) <sub>2</sub> (CO) <sub>2</sub> -O <sub>2</sub>	NA	O 0.3, C 0.3	APM
Ru( <sup>t</sup> Bu-Me-amd) <sub>2</sub> (CO) <sub>2</sub> -NH <sub>3</sub>	300	O ~0.2%, C ~0.05%	SIMS
	NA	O, C, N < RBS limit	RBS
ToRuS-H <sub>2</sub>	100, 200	O 3, C 0.5-1, H <1, N < 1	ERDA
	250	O <AES limit, C <AES limit	AES

- ❑ Very low impurities in the films
- ❑ High Deposition Temperature (>250°C)

# Atomic Layer Deposition for Transition Metal

## ■ Dihydrogen

- Only undergo ALD with H<sub>2</sub> at high temperature (250-400°C)
- AMD classes as ligands may react with H<sub>2</sub> on relatively low temperature.  
: via a result of amidinate anion hydrogenation

**Table 2**

Metal precursor/co-reactant combinations that have been used for metal ALD or pulsed-CVD and employ H<sub>2</sub> as the co-reactant (not in combination with O<sub>2</sub>, O<sub>3</sub> or H<sub>2</sub>O). This table focuses on initial literature reports for each metal precursor/co-reactant combination. The first column of the table indicates whether ALD or pulsed-CVD is claimed, although in a number of cases in Tables 1–7 ALD is claimed without demonstration of self-limiting growth.

Deposited metal (ALD or CVD)	Substrate	Metal precursor	Co-reactant	Reaction temp. (°C)	Year	Reference
Mn (CVD)	Various	Mn(amd <sup>IPr, nBu</sup> ) <sub>2</sub>	H <sub>2</sub>	300	2010	Gordon et al. [76]
Fe (ALD)	Si, C, glass, WN	Fe <sub>2</sub> (amd <sup>nBu</sup> ) <sub>2</sub>	H <sub>2</sub>	250	2003	Gordon et al. [77,78]
Ru (CVD)	SiO <sub>2</sub> or Al <sub>2</sub> O <sub>3</sub>	Ru(thd) <sub>3</sub>	H <sub>2</sub>	140	2003	Lashdraf et al. [79]
Ru (ALD)	SiO <sub>2</sub>	Ru(acac) <sub>3</sub>	H <sub>2</sub>	300–370	2007	Gelfond et al. [80]
Co (ALD)	Si, C, glass, WN	Co <sub>2</sub> (amd <sup>IPr</sup> ) <sub>2</sub>	H <sub>2</sub>	260–350	2003	Gordon et al. [77,78]
Rh (CVD)	SiO <sub>2</sub>	{RhCl(CO) <sub>2</sub> } <sub>2</sub>	H <sub>2</sub>	75–100	1995	Kalck et al. [81,82]
Rh (CVD)	SiO <sub>2</sub>	Rh(allyl) <sub>3</sub>	H <sub>2</sub>	60–80	1995	Kalck et al. [81,82]
Rh (CVD)	SiO <sub>2</sub>	(acac)Rh(CO) <sub>2</sub>	H <sub>2</sub>	85–100	1995	Kalck et al. [81,82]
Ir (ALD)	SiO <sub>2</sub>	IrF <sub>6</sub>	H <sub>2</sub>	375	2005	Dussarrat et al. [83]
Ni (ALD)	Ti or Al	Ni(acac) <sub>2</sub>	H <sub>2</sub>	250	2000	Niinistö et al. [84]
Ni (ALD)	Si, C, glass, WN	Ni <sub>2</sub> (amd <sup>IPr</sup> ) <sub>2</sub>	H <sub>2</sub>	250	2003	Gordon et al. [77,78]
Pd (ALD)	Ir or Pd	Pd(hfac) <sub>2</sub>	H <sub>2</sub>	80	2003	Senkevich et al. [85]
Pd (CVD)	SiO <sub>2</sub> or Al <sub>2</sub> O <sub>3</sub>	Pd(thd) <sub>2</sub>	H <sub>2</sub>	90	2003	Lashdraf et al. [79]
Pd (ALD)	Air oxidized Ta	Pd(hfac) <sub>2</sub>	H <sub>2</sub>	80	2006	Lu et al. [86]
Pd (CVD)	Glass or silica powder	(hfac)Pd(allyl)	H <sub>2</sub>	45–60	1996	Kalck et al. [82,87,88]
Pd (CVD)	Glass or silica powder	CpPd(allyl)	H <sub>2</sub>	30–60	1996	Kalck et al. [82,87,88]
Pt (CVD)	Glass or silica powder	PtMe <sub>2</sub> (COD)	H <sub>2</sub>	90	2000	Kalck et al. [81,88]
Pt (CVD)	Ti, Al, SiO <sub>2</sub>	Pt(acac) <sub>2</sub>	H <sub>2</sub>	250	2000	Niinistö et al. [84]
Cu (ALD)	Ta	CuCl	H <sub>2</sub>	360–410	1997	Mårtensson et al. [89]
Cu (ALD)	Pd/Pt, TiN, ITO, Ta, Fe or Ni	Cu(thd) <sub>2</sub>	H <sub>2</sub>	190–260	1998	Mårtensson et al. [18]
Cu (nd) <sup>a</sup>	Ti or Al	Cu(acac) <sub>2</sub>	H <sub>2</sub>	250	2000	Niinistö et al. [84]
Cu (ALD)	Si, C, glass, or Co on WN	Cu <sub>2</sub> (amd <sup>IPr</sup> ) <sub>2</sub>	H <sub>2</sub>	280	2003	Gordon et al. [77,78]
Cu (ALD)	SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> , Co, WN	Cu <sub>2</sub> (amd <sup>nBu</sup> ) <sub>2</sub>	H <sub>2</sub>	150–190	2005	Gordon et al. [75,90]
Cu (nd) <sup>a</sup>	TiN	Cu(hfac) <sub>2</sub>	H <sub>2</sub> , pyridine	25–100	2010	Chang et al. [91]

<sup>a</sup> nd – not determined.

D. Emslie et al. J. Coord. Chem. Rev. 257 (2013)

제20회 진공실무수련회 22.11.11

# Atomic Layer Deposition for Transition Metal

## ■ Dioxygen, ozone or water, followed by dihydrogen

- Two-Step ALD : Oxidation and then the followed by dihydrogen (reducing)
  - : Two separate non-alternating steps (PEALD cases)
  - : The metal film may be unexpected in terms of physical/chemical/electrical prop.

Metal precursor/co-reactant combinations that have been used for metal ALD or pulsed-CVD and employ both (a) O<sub>2</sub>, O<sub>3</sub> or H<sub>2</sub>O, and (b) H<sub>2</sub> as co-reactants. This table focuses on initial literature reports for each metal precursor/co-reactant combination. The first column of the table indicates whether ALD or pulsed-CVD is claimed, although in a number of cases in Tables 1–7 ALD is claimed without demonstration of self-limiting growth.

Deposited metal (ALD or CVD)	Substrate	Metal precursor	Co-reactant	Reaction temp. (°C)	Year	Reference
Ir (ALD)	SiO <sub>2</sub> , Al <sub>2</sub> O <sub>3</sub> or glass	Ir(acac) <sub>3</sub>	O <sub>3</sub> , then H <sub>2</sub>	165–200	2009	Hämäläinen et al. [92]
Ir (ALD)	Al <sub>2</sub> O <sub>3</sub>	Cp*Ir(CHD)	O <sub>3</sub> , then H <sub>2</sub>	120–180	2011	Hämäläinen et al. [93]
Cu (ALD)	Al <sub>2</sub> O <sub>3</sub> , SiO <sub>2</sub>	CuCl	H <sub>2</sub> O, then H <sub>2</sub>	375–475	2004	Törndahl et al. [94]
Ni (ALD but step 2 involves plasma)	TiN	NiCp <sub>2</sub>	H <sub>2</sub> O, then H-plasma	165	2002	Kang et al. [95]
Ni (stepwise) <sup>a</sup>	glass	Ni(acac) <sub>2</sub>	O <sub>3</sub> , then H <sub>2</sub>	(1) 250, (2) 230–500	2000	Niinistö et al. [84]

<sup>a</sup> Stepwise metal film deposition by deposition of a metal oxide film, followed by chemical reduction of the film. Separate co-reactants and temperatures are given for each of these steps.

# Atomic Layer Deposition for Transition Metal

## ■ Nitrogen-based co-reactants : Ammonia, w or w/o dihydrogen

- Key point : These reactions yield metal nitrides which decompose thermally under the reaction conditions;
  - CoN and Ni<sub>3</sub>N decompose above 300°C.
  - Cu<sub>3</sub>N decomposes above 200°C.
  - RuN decomposes above 100°C.

Metal precursor/co-reactant combinations that have been used for metal ALD or pulsed-CVD and employ amine or hydrazine co-reactants. This table focuses on initial literature reports for each metal precursor/co-reactant combination. The first column of the table indicates whether ALD or pulsed-CVD is claimed, although in a number of cases in Tables 1–7 ALD is claimed without demonstration of self-limiting growth.

Deposited metal (ALD or CVD)	Substrate	Metal precursor	Co-reactant	Reaction temp. (°C)	Year	Reference
Co (ALD)	H-term Si or SiO <sub>2</sub>	Co(amd <sup>IPr</sup> ) <sub>2</sub>	NH <sub>3</sub>	350	2010	Kim et al. [28]
Co (ALD)	H-term Si	(allyl <sup>IPr</sup> )Co(CO) <sub>3</sub>	N <sub>2</sub> H <sub>2</sub> Me <sub>2</sub>	140	2012	Kwon et al. [20]
Cu (decomp) <sup>a</sup>	glass	Cu(Pyrim <sup>R</sup> ) <sub>2</sub> (R = Me, Et)	1:1 NH <sub>3</sub> /H <sub>2</sub>	180	2004	Grushin et al. [112]
Cu + Cu <sub>3</sub> N (nd) <sup>b</sup>	SiO <sub>2</sub> or Al <sub>2</sub> O <sub>3</sub>	Cu(hfac) <sub>2</sub>	NH <sub>3</sub> or H <sub>2</sub> O then NH <sub>3</sub>	283	2006	Törndahl et al. [119]
Cu (nd) <sup>c</sup>	Ru	Cu <sub>2</sub> (amd <sup>IPr</sup> ) <sub>2</sub>	NH <sub>3</sub>	280	2006	Gordon et al. [118]
Cu (indirect) <sup>d</sup>	Ru	Cu <sub>2</sub> (amd <sup>IPr</sup> ) <sub>2</sub>	NH <sub>3</sub> to Cu <sub>3</sub> N film, then H <sub>2</sub>	160, then 225	2006	Gordon et al. [118]
Cu (ALD)	SiO <sub>2</sub>	Cu(OCHMeCH <sub>2</sub> NMe <sub>2</sub> ) <sub>2</sub>	HCO <sub>2</sub> H, then N <sub>2</sub> H <sub>4</sub>	100–200	2011	Winter et al. [130]
Ni (ALD)	Si, SiO <sub>2</sub>	Ni(dmamb) <sub>2</sub>	NH <sub>3</sub>	300	2011	Kim et al. [29]
Ni (ALD)	SiO <sub>2</sub>	Ni(OCHMeCH <sub>2</sub> NMe <sub>2</sub> ) <sub>2</sub>	HCO <sub>2</sub> H, then N <sub>2</sub> H <sub>4</sub>	175	2011	Winter et al. [130]
Ru (CVD/ALD mix)	SiO <sub>2</sub> or WN	(amd <sup>IPr</sup> ) <sub>2</sub> Ru(CO) <sub>2</sub>	NH <sub>3</sub>	200–300	2007	Gordon et al. [117]

<sup>a</sup> Experimental details were not provided.

<sup>b</sup> Not determined at this temperature, although CuN ALD was demonstrated at 247 °C.

<sup>c</sup> Not determined.

<sup>d</sup> Deposition was achieved in two separate steps (see co-reactants and reaction temperatures in the table).

# Oxide Semiconductor FET for Semiconductor : Importance of ALD



# Shifting from Display to Semiconductor

## [Display]



Super-Large area display



AR/VR display




Flexible Display

### ○ Previous Requirement

1. Low Temperature
2. High Mobility
3. Large Area
4. Power Consumption
5. Low-Cost Process


a-Si, LTPS, Compound Semi.  
: PVD & CVD & ALD




Paradigm Shift

Amorphous Phase  
High Mobility  
Low Leakage Current  
 $<10^{-21} \text{A}/\mu\text{m}$

Group	10	11	12	13	14	15	16	17	18
Period	2	3	4	5	6	7	8	9	10
1	Li	Be	B	C	N	O	F	Ne	
2	Na	Mg	Al	Si	P	S	Cl	Ar	
3	K	Ca	Sc	Ti	V	Cr	Mn	Fe	Cu
4	Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh
5	Cs	Ba	La	Hf	Ta	W	Re	Os	Ir
6	Fr	Ra	Ac	Th	Pa	U	Np	Pu	Am
7									




Oxide Semiconductor TFT  
+ Atomic Layer Deposition



Most Important Interests are "Low Off-Current" & Low Proc. Temp."!!!

## [Semiconductor]



VNAND memory





Image sensor



Dynamic RAM

### ○ Advanced Requirement

1. 3D Nano-Conformality
2. Low-Temperature
3. Power Consumption
4. 3D Stack Structure
5. Higher Mobility & Stability
6. CMOS Compatibility

# Emerging Application: LTPO & OS-LSI

## ▶ Oxide Semiconductor as a switching device – Silicon Hybrid Structure

□ Application of OS to **Memory, Logic Device and image sensor**

... with Extremely low off-state current characteristics

: OS is stacked on a silicon CMOS circuit can open a way to evolve silicon LSI electronic devices into low-power consuming electronic devices.

### ■ Advantages for Oxide Semiconductor Device

1. Low off-current Property :  $<10^{-24}\text{A}/\mu\text{m}$
2. Low Process Temperature :  $<350\sim 400^\circ\text{C}$
3. Conventional Deposition Process: PVD & CVD & ALD

### ■ Demerit for Oxide Semiconductor Device

1. Device Performance (amorphous vs. crystallinity)
2. Key defects: Hydrogen, Oxygen & Ordering (crystallinity)
3. Process Margin (Material, Annealing ( $450^\circ\text{C}$ ,  $700^\circ\text{C}$ ), Ambient (Hydrogen))

# Oxide FET R&D footprint for Memory Application


## SEL (2012~Present)

DOSRAM & NOSRAM

Low off-current

→ Long Retention

→ low power




[https://www.sel.co.jp/en/technology/os\\_lsi.html](https://www.sel.co.jp/en/technology/os_lsi.html)

## CAAC-IGZO Review

-Various Memory Devices

- Low off-current

Less Power Consumption



YAMAZAKI, Shunpei, et al. *International Journal of Ceramic Engineering & Science*, 2019, 1.1: 6-20.

DRAM

[2012]

CAAC- IGZO DOSRAM

8kb DOSRAM

→ Low off-current

→ CAAC-IGZO FET on Si-FET

[2014]

→ Data were retained after the elapse of 240 h at 85°C (around 10 days)

[2017]

[2019]

[2020]




## IMEC

\*2T0C Concept (All IGZO FETs)

Cox of Read-Transistor as capacitor


→ M3D Memory

→ Increasing Density



IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 52, NO. 4, APRIL 2017

ATSUMI, Tomoaki, et al. *2012 4th IEEE International Memory Workshop*. IEEE, 2012. p. 1-4.





BELMONTE, A., et al. *2020 IEEE International Electron Devices Meeting (IEDM)*. IEEE, 2020. p. 28.2. 1-28.2. 4.

# Oxide FET R&D footprint for Logic Application

## SEL

Image Sensor (2011)- FPGA (Field Programmable Gate Array)

(2013) - 32-Bit N-off CPU (2014)



[https://www.sel.co.jp/en/technology/os\\_lsi.html](https://www.sel.co.jp/en/technology/os_lsi.html)

[2011]


[2011]

[2014]

## Hanyang Univ. : Prof. Choi & Prof. Park group


Dynamic Logic Circuit based on IGZO TFTs (Scan Driver)

→ Flexible inverter, NAND



IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 10, OCTOBER 2017

[2015]



[2017]



[2020]

## Hitachi

IGZO based RFID Paper

→ Low off-current

→ Low Power Consumption




Num. of Gates	351
Num. of TFTs.	1026
Power Consumption	20 μW @5 V

2011 Symposium on VLSI Circuits - Digest of Technical Papers, 2011, pp. 54-55.

## Karlsruhe Institute of Technology (KIT)

In<sub>2</sub>O<sub>3</sub>/CuO CMOS Structure

→ inkjet method, Low cost




small 2015, 11, No. 29, 3591-3596

## Chungang Univ.: Prof. Kwon group

IGZO/SnO corbino TFT, CMOS Structure

→ Inverter, higher gain



IEEE ELECTRON DEVICE LETTERS, VOL. 40, NO. 10, OCTOBER 2019

# Recent Works in SID 2022 (1)

## ■ Fabrication Method for Miniaturized CAAC-OS FET for High-Definition AR/VR Displays

R. Hodo et al. Semiconductor Energy Lab, Japan, SID 2022 Digest p.310




Figure 2. Bird's-eye-views of FETs

(a) Planer structure  
(b) TGSA (Trench-gate-self-aligned) structure

- Back gate trench formation
- Back gate metal deposition and planarization by CMP
- Back gate insulator deposition
- (a) CAAC-OS and S/D metal deposition and island formation
- Insulator deposition and planarization by CMP
- (b) Top gate trench formation
- Top gate insulator deposition
- Top gate metal deposition and planarization by CMP
- Passivation, interlayer, via, and wiring formation

By applying a metal mask and an etch stopper, the rabbit ear and the reduced cross sectional area phenomenon that occurred in other methods was eliminated.





Figure 3. Difference in shape depending on CAAC-OS island formation process




Figure 3. STEM images of oxide semiconductor display.  
(a) Plan-view STEM image of OSFETs. (b) Cross-sectional STEM image 1 in channel length direction. (c) Cross-sectional STEM image 2 in channel length direction. (d) Cross-sectional STEM image in channel width direction




Figure 6. Crystalline CAAC-OS FET with gate length of 6.5 nm (a) cross section in channel length direction (b) cross section in channel width direction




Figure 5. Comparison of (a)  $C_g$ - $V_g$  characteristics and (b)  $I_d$ - $V_g$  characteristics between the presence and absence of different oxidation layer at ends of DE




(Both of them are calculation results;  $C_g$ - $V_g$  measurement:  $V_s = V_d = V_{bg} = 0$  V,  $I_d$ - $V_g$  measurement:  $V_s = V_{bg} = 0$  V)

Y. Okazaki et al.SEL, SID 2022 Digest p310




제20회 진공실무수련회 22.11.11

# Recent Works in SID 2022 (2)

■ High-Performance Sub-50nm Channel Length 3D Monolithically Stackable Vertical IGZO TFTs for Active-Matrix Application, X. Duah et al. Chinese Academy of Science & Huawei, SID 2022 Digest p.318



Width:  $\pi \times \text{CD}$ , Length: Height  
CD=130nm, L=50nm



# Recent Works in SID 2022 (3)

## ■ BEOL-Compatible Ferroelectric Field-Effect Transistors with Atomic Layer Deposition of Oxide Semiconductor Channel Toward Monolithic 3D Integration, Z. Lin & Peide D. Ye (Purdue Univ.)




Figure 1. (a) Schematic diagram, (b) cross-sectional TEM image and (c) photo image from top view of the ALD  $\text{In}_2\text{O}_3$  Fe-FET with W/10 nm  $\text{HfO}_2$ /1 nm  $\text{Al}_2\text{O}_3$ /1.2 nm  $\text{In}_2\text{O}_3$  gate stack.




Figure 3. (a) Schematic diagram, (b) P-V, (c) C-V, and (d) endurance measurement of capacitor with W/10 nm  $\text{HfO}_2$ /1 nm  $\text{Al}_2\text{O}_3$ /1.2 nm  $\text{In}_2\text{O}_3$  stack.


$\text{In}_2\text{O}_3$  ALD TFT :  $>100 \text{ cm}^2/\text{v}.\text{sec}$ ,  $S \sim 63.8 \text{ mV}/\text{dec}$   
Total Thermal Budget of  $400^\circ\text{C}$

Ferroelectric hysteresis loop  
With a memory window of 1.2V

# Recent Progress of Oxide TFT via PVD?

## □ Key Approaches for Improving device performances (*Mobility & Stability*)


1. Combinatorial Composition : Sputter Target Materials & Optimized Composition (In, Ga, Zn, Sn, and so on)
2. Channel Structure via sputtering : Tandem, Oxygen Scavenge, and so on.
3. Post Treatment & ambient Annealing : Uniform Oxygen concentration via [Energy + oxygen]



# ALD Values for Oxide TFTs?

## ■ Why is ALD Oxide Semiconductor TFT anticipated for the mass-production?


### Conventional Method : Reactive Sputtering



#### [ Merits ]

- Conventional Large-Size
- Well-Matured Thin Film Tech.
- Conductive IGZO Target
- Reactive DC sputtering .

#### [Demerits & Limits]



- Conventional Thickness : Below 20~30nm thick
- Ternary Oxide System : InGaZnO
- Oxygen Ratio & Annealing

#### - Uniformity of Composition & Thickness


→ SRU & LRU of Device Performance on Large Area

#### - Difficulty of in-situ Cation's combination

→ In-situ Insulator, improving mobility & reliability

### Promising Tool: Atomic Layer Deposition

#### [Limits]



- Low Throughput Issue
- Proper Precursors (In..) & Chemical Reactions
- Large Size Equipment

Now, On going to Mass-Production!

#### [ALD Merits]

#### 1. Beyond Sputtering method

: Reliability & Repeatability

: In-situ multi-composition

: Nano-level controllability even in 30nm thick

#### 2. Nano-Control : Thickness & Composition


Even on very large-size substrate (>8G)

: Excellent Uniformity on both thickness & composition

# Atomic Layer Processing for Oxide Semiconductor TFT

## I. *in-situ* Combinatorial Composition

### Previous Mapping Diagram of Sputtered vs PEALD InGaZnO



#### Micro-structures:

- In, Zn ↑ : amorphous → crystalline


#### Electrical property:

- In, Zn ↑ : Hall mobility ↑

: Hall carrier concentration ↑

→ Obtaining mapping data from PEALD IGZO is essential, valuable, and very easy.

#### < ALD Sequence >



#### < PEALD Experimental information >

DADI

TMGa

DEZ

- Deposition method: PEALD
- Reactant: O<sub>2</sub> plasma
- Growth Temp.: 200°C





In <sub>2</sub> O <sub>3</sub>	Ga <sub>2</sub> O <sub>3</sub>	ZnO
0.8 (Å/cycle)	1.2 (Å/cycle)	2.2 (Å/cycle)

Sheng et al. ACS Appl. Mater. Interfaces 11, 40300–40309 (2019)

# Atomic Layer Processing for Oxide Semiconductor TFT

## I. *in-situ* Combinatorial Composition

### □ High mobility of PEALD InGaZnO TFTs : In-rich phase




	IGZO <sub>A</sub> nm	IGZO <sub>B</sub> nm	IGZO <sub>C</sub> nm
$V_{th}$ [V]	$2.3 \pm 0.3$	$0.2 \pm 0.1$	$-1.3 \pm 0.1$
$\mu_{eff}$ [cm <sup>2</sup> /Vs]	$4.8 \pm 0.2$	$30.3 \pm 0.8$	$65.5 \pm 1.2$
$\mu_{sat}$ [cm <sup>2</sup> /Vs]	$9.9 \pm 0.1$	$34.1 \pm 0.3$	$74.3 \pm 1.5$
S.S. [V/decade]	$0.34 \pm 0.03$	$0.26 \pm 0.02$	$0.26 \pm 0.02$
Hysteresis [V]	$0.56 \pm 0.1$	$0.20 \pm 0.04$	$0.20 \pm 0.03$
$I_{ON}/I_{OFF}$	$2.9 \times 10^8$	$5.5 \times 10^8$	$8.9 \times 10^8$

Sheng et al. ACS Appl. Mater. Interfaces 11, 40300–40309 (2019)

# Atomic Layer Processing for Oxide Semiconductor TFT


## I. *in-situ* Combinatorial Composition

### Hall mobility & $N_e$ (RT)



- $\text{In}_2\text{O}_3$  sub-cycle number increase  
→ carrier concentration ↑
- Dependency of  $\mu_{\text{hall}}$  and  $N_e$   
→ Similar trend to sc-IGZO and a-IGZO
- At Same  $N_e$   
→  $\mu_{\text{hall}}$ : PEALD IGZO ~ a-IGZO > sc-IGZO

### Low temperature Hall measurement




- IGZO < 1.0nm →  $N_e$  ( $< 10^{17} \text{ cm}^{-3}$ )  
:  $E_F$  locate in tail states & carrier conduction limited by potential barriers  
→ temperature-dependent behavior
- IGZO > 1.0nm →  $N_e$  ( $> 10^{17} \text{ cm}^{-3}$ )  
→ Fermi level exceeds the potential barriers  
→ carrier transport is no longer affected by the potential barrier  
→ temperature independence

Sheng et al. ACS Appl. Mater. Interfaces 11, 40300–40309 (2019)

# Atomic Layer Processing for Oxide Semiconductor TFT

## II. Surface & Chemical Reaction

### □ Dependency of each In precursor for $\text{In}_2\text{O}_3$ ALD




- All Indium precursor exhibited self-limiting Behaviors under ozone reactants.
- They have similar ALD process windows Between 100 and 200°C. No thermal-decomposition below 250°C.

# Atomic Layer Processing for Oxide Semiconductor TFT

## II. Surface & Chemical Reaction

### □ Dependency of each In precursor for $\text{In}_2\text{O}_3$ ALD



■ InOx film with TEIn exhibited low resistivity (below  $\sim 10^{-4} \Omega \text{ cm}$ ) over  $150^{\circ}\text{C}$ .

■ In general, Hall mobility increased linearly on growth temperature due to the crystallinity. Most films have high concentrations on all growth temperatures.

# Atomic Layer Processing for Oxide Semiconductor TFT

## Mother Matrix

ZnO ALD

Low Mobility due to G. B.  
Limited Device Stability

Group III doped ZnO ALD

Still Low Mobility ( $1\sim 3\text{cm}^2/\text{V}\cdot\text{sec}$ )

: G. B. & Al-O effect

ZnSnO ALD

Moderate Mobility ( $10\sim 15\text{cm}^2/\text{V}\cdot\text{sec}$ )

: Limitation of Sn conc. due to Etch

**ZnSnO based Oxide TFT**

1. Stable  $\text{SnO}_2$  phase; Etch?
2. X-ZTO system
3. High mob. & Stability ( $>20\text{cm}^2/\text{V}\cdot\text{sec}$ )

## Mother Matrix

$\text{In}_2\text{O}_3$  ALD

: How to control  $V_o$ ?  
Non-stoichiometry O/In?

- J. Sheng et al. ACS AMI 11, 12683 (2019)
- J. Sheng et al. J. Semicond. 39 011008 (2018)
- W. Choi et al. JVST A 37 020924 (2019)
- M. Kim et al. Ceramics International (2019)
- J. Lee et al. ACS AMI 10, 33335 (2018)

InGaOx ALD

Reasonable Mobility ( $>15\text{cm}^2/\text{V}\cdot\text{sec}$ )

Necessary for the Optimization  
Ga, In Precursor & ALD Process

Understanding Combination!!

InZnOx ALD

Better Mobility ( $>40\text{cm}^2/\text{V}\cdot\text{sec}$ )

Good Stability on TG or BG PA?  
In Precursor & ALD Process

InGaZnO ALD

Good mob. & Stab. ( $>40\text{cm}^2/\text{V}\cdot\text{sec}$ )

Necessary for the Optimization

Ga, In Precursor & TG/BG PA

InZnSnO ALD

Good mob. & Stab. ( $>30\text{cm}^2/\text{V}\cdot\text{sec}$ )

Necessary for the Optimization

In, Sn Precursor & TG/BG PA

**Better Mobility & Stability !!**

There are a lot of possibilities using ALD methods for designing oxide Material & TFTs

# Summary

1. ALD is well-known thin-film technique, but the chemistry is the fundamental in ALD.
2. The challenges of ASD are significant. However, it is an interesting area, fundamental research in academia and industry.
3. MLD is getting important for novel function and property
4. Ru and Mo ALD is the key for next generation. The reducing agent is one of key technologies in metal ALD for next generation.
5. It is inevitable to design 3D structure for increasing the density.

Currently, new semiconductor is very critical issue for 3D Memory devices.

: ALD is the key process in Semiconductor industry.

Providing Not only conformal deposition in 3D structure but also New Breakthrough!

*Thanks for your attentions!*



□ Contact to:

Prof. Jin-Seong Park

E-mail: [jsparklime@hanyang.ac.kr](mailto:jsparklime@hanyang.ac.kr)

Lab: <http://hylime.kr>